

Davinci-DM644x
Evaluation Module

*Technical
Reference*

DaVinci-DM644x Evaluation Module Technical Reference

508165-0001 Rev. C
October 2006

SPECTRUM DIGITAL, INC.
12502 Exchange Drive, Suite 440 Stafford, TX. 77477
Tel: 281.494.4505 Fax: 281.494.5310
sales@spectrumdigital.com www.spectrumdigital.com

IMPORTANT NOTICE

Spectrum Digital, Inc. reserves the right to make changes to its products or to discontinue any product or service without notice. Customers are advised to obtain the latest version of relevant information to verify that the data being relied on is current before placing orders.

Spectrum Digital, Inc. warrants performance of its products and related software to current specifications in accordance with Spectrum Digital's standard warranty. Testing and other quality control techniques are utilized to the extent deemed necessary to support this warranty.

Please be aware that the products described herein are not intended for use in life-support appliances, devices, or systems. Spectrum Digital does not warrant nor is Spectrum Digital liable for the product described herein to be used in other than a development environment.

Spectrum Digital, Inc. assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does Spectrum Digital warrant or represent any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of Spectrum Digital, Inc. covering or relating to any combination, machine, or process in which such Digital Signal Processing development products or services might be or are used.

WARNING

This equipment is intended for use in a laboratory test environment only. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures necessary to correct this interference.

Contents

1	Introduction to the DM644x Evaluation Module	1-1
	<i>Provides you with a description of the DM644x Evaluation Module, key features, and block diagram.</i>	
1.1	Key Features	1-2
1.2	Functional Overview	1-3
1.3	Basic Operation	1-4
1.4	Memory Map	1-5
1.5	Configuration Switch Settings	1-6
1.6	Power Supply	1-7
2	Board Components	2-1
	<i>Describes the operation of the major board components on the DM644x Evaluation Module.</i>	
2.1	EMIF Interfaces	2-2
2.1.1	DDR2 Memory Interface	2-2
2.1.2	Flash, NAND Flash, SRAM Memory Interface	2-2
2.1.3	ATA Interface	2-2
2.1.4	Compact Flash Interface	2-3
2.1.5	Memory Card Interface	2-3
2.1.6	VLYNQ Interface	2-3
2.1.7	UART Interface	2-3
2.1.8	EMIF Buffer/Decoder Control CPLD	2-3
2.2	Input Video Port Interfaces	2-4
2.2.1	On Chip Video Output DACs	2-4
2.2.2	AIC33 Interface	2-5
2.2.3	Audio PLL/VCXO Circuit/PLL1705 Clock Generator	2-6
2.3	Ethernet Interface	2-7
2.4	I ² C Interface	2-7
2.4.1	I/O Expanders	2-8
2.4.2	MSP430	2-9
2.5	SPDIF Analog, and Optical Interfaces	2-9
2.6	Daughter Card Interface	2-10
2.7	DM644x Core CPU Clock	2-10
2.8	USB Clock	2-10
2.9	Battery	2-11

3	Physical Specifications	3-1
	<i>Describes the physical layout of the DM644x Evaluation Module and its connectors.</i>	
3.1	Board Layout	3-3
3.2	Connectors	3-5
3.2.1	J1, Emulation Header	3-6
3.2.2	J2, MSP430 JTAG Header	3-6
3.2.3	J3, SD/MMC/MS Connector	3-7
3.2.4	J4, CS2 Select	3-8
3.2.5	J5, SD/MMC/MS Termination Select	3-8
3.2.6	J6, External RESET Interface	3-9
3.2.7	J7, USB Host/Client Termination	3-9
3.2.8	J8, Dual RCA Jack	3-10
3.2.9	J9, Video Out	3-10
3.2.10	J10, USB Connector	3-11
3.2.11	J11, Video In	3-12
3.2.12	J12, Video In	3-12
3.2.13	J13, SPDIF Out	3-13
3.2.14	J14, +5V Input	3-13
3.2.15	J15, SM/xD Interface	3-14
3.2.16	J16, Mini PCI VLYNQ Interface	3-15
3.2.17	J17, FPGA Programming Header	3-16
3.3	Peripheral Connectors	3-16
3.3.1	P1, Compact Flash Connector	3-17
3.3.2	P2, Ethernet Interface	3-18
3.3.3	P3, Line In/Mic Interface	3-18
3.3.4	P4, Headphone Out	3-19
3.3.5	P5, Dual Output RCA Jack	3-20
3.3.6	P6, UART0	3-21
3.4	JP1, ATA Interface Connector	3-22
3.5	LEDs	3-23
3.6	Switches	3-23
3.6.1	S1, EMU0/1 Select Switch	3-24
3.6.2	S2, TRSTn Select Switch	3-25
3.6.3	S3, Processor Configuration/Boot Load Options	3-26
3.6.4	S4, RESET	3-27
3.6.5	SW1, Power On/Off	3-27
3.7	Daughter Card Connectors	3-27
3.7.1	DC1, EMIF Expansion Connector	3-28
3.7.2	DC2, GIOV33/Ethernet Connector	3-29
3.7.3	DC3, SPI, McBSP, I ² C Connector	3-30
3.7.4	DC4, Video Input Connector	3-31
3.7.5	DC5, Video Output Connector	3-32
3.7.6	DC6, SD Interface Connector	3-33
3.7.7	DC7, Power Connector	3-33
3.8	Test Points	3-34
A	Schematics	A-1
	<i>Contains the schematics for the DM644x Evaluation Module</i>	
B	Mechanical Information	B-1
	<i>Contains the mechanical information about the DM644x Evaluation Module</i>	

About This Manual

This document describes the board level operations of the DM644x Evaluation Module (EVM). The EVM is based on the Texas Instruments DM644x Processor.

The DM644x Evaluation Module is a table top card that allows engineers and software developers to evaluate certain characteristics of the DM644x processor to determine if the processor meets the designers application requirements. Evaluators can create software to execute on board or expand the system in a variety of ways.

Notational Conventions

This document uses the following conventions.

The DM644x Evaluation Module will sometimes be referred to as the DM644x EVM or EVM.

Program listings, program examples, and interactive displays are shown in a special italic typeface. Here is a sample program listing.

```
equations  
!rd = !strobe&rw;
```

Information About Cautions

This book may contain cautions.

This is an example of a caution statement.

A caution statement describes a situation that could potentially damage your software, or hardware, or other equipment. The information in a caution is provided for your protection. Please read each caution carefully.

Related Documents, Application Notes and User Guides

Information regarding DaVinci™ technology can be found at the following Texas Instruments website:

<http://www.ti.com/corp/docs/landing/davinci/index.html>

Table 1: Manual History

Revision	History
A	Production Release
B	Corrected I ² C address of TVP5146
C	Corrected Pin 70, Table 30, DC1 connector

Table 2: Board History

Revision	History
C	Production Release

Chapter 1


Introduction to the DM644x EVM

Chapter One provides a description of the DM644x EVM along with the key features and a block diagram of the circuit board.

Topic	Page
1.1 Key Features	1-2
1.2 Functional Overview	1-3
1.3 Basic Operation	1-4
1.4 Memory Map	1-5
1.5 Configuration Switch Settings	1-6
1.6 Power Supply	1-7

1.1 Key Features

The DM644x EVM is a standalone development platform that enables users to evaluate and develop applications for the TI DaVinci processor family. Schematics, logic equations and application notes are available to ease hardware development and reduce time to market.



The EVM comes with a full complement of on board devices that suit a wide variety of application environments. Key features include:

- A Texas Instruments DM644x processor with an ARM processor operating up to 300 Mhz. and a C64xx DSP operating up to 600 Mhz.
- 1 video input port, supports composite or S video
- 4 video DAC outputs - component, RGB, composite
- 256 Mbytes of DDR2 DRAM
- UART, Media Card interface (SD card, xD card, SM card, MS card, MMC)
- 16 Mbytes of non-volatile Flash memory, 64 Mbytes NAND Flash, 4 Mbytes SRAM
- AIC33 stereo codec

- USB2 Interface
- 10/100 MBS Ethernet Interface
- IR Remote Interface, real time clock, via MSP430
- Configurable boot load options
- JTAG emulation interface
- 8 user LEDs
- Single voltage power supply (+5V)
- Expansion connectors for daughter card use
- ATA Interface, Vlynq Interface
- SPDIF Interface, analog, and optical

1.2 Functional Overview of the DM644x EVM

The DM644x on the DaVinci EVM interfaces to on-board peripherals through the 16-bit wide EMIF peripheral interface pins. The DDR2 memory is connected to its own dedicated 32 bit wide bus. The EMIF bus is also connected to the Flash, SRAM, NAND, and daughter card expansion connectors which are used for add-in boards.

On board video decoder and on chip encoders interface video streams to the DM644x processor. One decoder and 4 on chip DAC channels are standard on the EVM. On screen display functions are implemented in software on the DM644x processor.

An on-board AIC33 codec allows the DSP to transmit and receive analog audio signals. The I²C bus is used for the codec control interface, while the McBSP controls the audio stream. Signal interfacing is done through 3.5mm audio jacks that correspond to microphone input, line input, and line output. The codec can select the line input as the active input.

The EVM includes 8 LEDs, IR interface, and Real time clock which can be used to provide the user with interactive feedback. These interfaces are implemented via software on a MSP430 and are accessed by reading and writing to the I²C registers.

Media cards, ATA interface, VLYNQ, and ethernet MAC interfaces are integrated peripheral on the DM644x processor exploiting its system on a chip architecture.

An included 5V external power supply is used to power the board. On-board switching voltage regulators provide the +1.2V CPU core voltage and +3.3V for peripherals and +1.8V memory and DM644x I/O. The board is held in reset until these supplies are within operating specifications.

Code Composer communicates with the EVM through an external emulator via the 20 pin external JTAG connector.

1.3 Basic Operation

The EVM is designed to work with TI's Code Composer Studio development, or standard GDB tool environments. Code Composer communicates with the board through an external JTAG emulator. To start, follow the instructions in the Quick Start Guide to install Code Composer. This process will install all of the necessary development tools, documentation and drivers.

Detailed information about the EVM including examples and reference material is available on the EVM's CD-ROM.

1.4 Memory Map

The DaVinci family of processors have a large byte addressable address space, some limitations to byte addressing are determined by peripheral interconnection to the Davinci device. Program code and data can be placed anywhere in the unified address space. Addresses are multiple sizes depending on hardware implementation. Refer to the appropriate device data sheets for more details.

The memory map shows the address space of a generic DaVinci processor on the left with specific details of how each region is used on the right. By default, the internal memory sits at the beginning of the address space. Portions of memory can be remapped in software as L2 cache rather than fixed RAM.

The part incorporates a dual EMIF interface. One dedicated EMIF directly interfaces to the DDR2 memory. The other EMIF has 4 separate addressable regions called chip enable spaces (CS2-CS5). The Flash, NAND Flash, or SRAM are mapped into CE2 space and selectable via J4. Daughter cards use CE2 and CE3. When CE2 is used for daughter card interfacing J4 must be set appropriately. CS4 and CS5 are reserved for the VLYNQ interface on the EVM.

Address	Generic DaVinci Address Space	DM644x EVM
0x00000000	ARM Instruction RAM	ARM Instruction RAM
0x00040000	ARM Data RAM	ARM Data RAM
0x02000000	AEMIF CS2	Flash/NAND/SRAM/DC
0x04000000	AEMIF CS3	DC
0x06000000	AEMIF CS4	VLNQ
0x08000000	AEMIF CS5	VLNQ
0x80000000	DDR	DDR

Figure 1-2, Memory Map, DM644x EVM

1.5 Configuration Switch Settings

The EVM has a single 10 position configuration switch that allow users to control the operational state of the processor when it is released from reset. The configuration switch is labeled S3 on the EVM board.

Switch S3 configures the boot mode that will be used when the DSP starts executing. By default the switches are configured to EMIF boot (out of 8-bit Flash) in little endian mode. The table below shows the settings for switch S3.

Table 1: Configuration Switch S3 Settings

Position	Name	Function	Boot Mode
1	COUT0	Boot Mode 0	00 - Boot from ROM NAND 01 - Boot from AEMIF 10 - Boot from ROM HPI 11 - Boot from ROM UART
2	COUT1	Boot Mode 1	
3	COUT2	Bus width: 0=8 bit, 1=16 bit	
4	COUT3	0=ARM boots DSP, 1=C64xx self boots	
5	YOUT4		
6	YOUT3		
7	YOUT2		
8	YOUT1		
9	YOUT0		
10	USER	For Demos	

1.6 Power Supply

The EVM operates from a single +5V external power supply connected to the main power input (J14), a 2.5 MM. barrel-type plug. Internally, the +5V input is converted into +1.2V, +1.8V and +3.3V using Texas Instruments swift voltage regulators. The +1.2V supply is used for the DSP core while the +3.3V supply is used for the DSP's I/O buffers and other chips on the board. The +1.8 volt supply is used for DM644x I/O, low voltage memory, and peripherals, and DDR2 memory.

There are four power test points on the EVM; TP14, TP25, TP26, and TP43. These test points provide a convenient mechanism to check the EVM's multiple power supplies. The table below shows the voltages for each test point and what the supply is used for.

Table 2: Power Test Points

Test Point	Voltage	Voltage Use
TP43	+1.2 V	DM644x Core
TP25	+1.2 V	DM644x Core/Power Down
TP26	+1.8 V	DDR2 Memory, DSP I/O, and logic
TP14	+3.3V	DSP I/O and logic

Chapter 2

Board Components

This chapter describes the operation of the major board components on the DM644x EVM.

Topic	Page	
2.1	EMIF Interfaces	2-2
2.1.1	DDR2 Memory Interface	2-2
2.1.2	Flash, NAND Flash, SRAM Memory Interface	2-2
2.1.3	ATA Interface	2-2
2.1.4	Compact Flash Interface	2-3
2.1.5	Memory Card Interface	2-3
2.1.6	VLYNQ Interface	2-3
2.1.7	UART Interface	2-3
2.1.8	EMIF Buffer/Decoder Control CPLD	2-3
2.2	Input Video Port Interfaces	2-4
2.2.1	On Chip Video Output DACs	2-4
2.2.2	AIC33 Interface	2-5
2.2.3	Audio PLL/VCXO Circuit/PLL1705 Clock Generator	2-6
2.3	Ethernet Interface	2-7
2.4	I ² C Interface	2-7
2.4.1	I/O Expanders	2-8
2.4.2	MSP430	2-9
2.5	SPDIF Analog, and Optical Interfaces	2-9
2.6	Daughter Card Interface	2-10
2.7	DM644x Core CPU Clock	2-10
2.8	USB Clock	2-10
2.9	Battery	2-11

2.1 EMIF Interfaces

A separate 16 bit EMIF with four chip enables divide up the address space and allow for asynchronous accesses on the EVM. CE4 and CE5 are reserved for VLYNQ use allowing the EVM two dedicated chip enables. CE2 is used for Flash, NAND Flash, SRAM, and xD and SM Media cards. Both CE2 and/or CE3 can be routed to the daughter card interface connectors.

Table 1: EMIF Interfaces

Chip Select	Function
CE2	NOR Flash, NAND Flash, SRAM (see JP4 definition)
CE2	Daughter Card Interface (see JP4 definition)
CE3	Daughter Card Interface

2.1.1 DDR2 Memory Interface

The DM644x device incorporates a dedicated 32 bit wide DDR2 memory bus. The EVM uses two gigabit 16 bit wide memories on this bus, for a total of 256 megabytes of memory for program, data, and video storage. The internal DDR controller uses a PLL to control the DDR memory timing. The interface supports rates up to 166 Mhz., and is clocked on differential edges for optimal performance. Memory refresh for DDR2 is handled automatically by the DM644x internal DDR controller.

2.1.2 Flash, NAND Flash, SRAM Memory Interface

The DM644x has 16 megabytes of NOR Flash, or 64 megabytes of NAND Flash, or 4 megabytes of SRAM memory mapped into the CE2 space. This NOR Flash memory, and NAND Flash memory are used primarily for boot loading. SRAM is used for debugging application code. The CE2 space is configured as 16 bits wide on the DM644x EVM for NOR Flash and SRAM usage, and 8 bit wide for NAND flash usage.

2.1.3 ATA Interface

The DM644x integrates a standard ATA interface on chip. This interface is multiplexed with the EMIF interface at +1.8 volt levels. The EVM incorporates a standard Lap drive Hard Disk Drive connector, JP1. Level translators are used to translate the data to +3.3 volt interface levels and a CPLD is used to translate the control interface to +3.3V levels. Buffer control is implemented via the CPLD. The drive is selected via I²C I/O expander U35 bit P6. When the hard drive is in use other peripherals such as the compact Flash interface and the xD/SM media cards on the EM bus are not accessible without reconfiguring the EMIF or I²C select lines.

2.1.4 Compact Flash Interface

The EVM incorporates a PIO type Compact Flash interface. The Compact Flash is selected via I²C expander U35 bit P5. The interface is multiplexed on the EMIF interface. When the Compact Flash interface is in use other interfaces such as the ATA or xD/SM card on the EMIF cannot be used without reconfiguring the EMIF or interface selects.

2.1.5 Memory Card Interface

The EVM supports a number of media card interfaces. On the EMIF the EVM supports xD/SM interfaces. These are selected via U35 I²C I/O expander. On the peripheral interface the EVM supports MMC/MS/MSPPro/SD.

When the xD/SM interface is used other interfaces such as the ATA or CF interface on the EMIF cannot be used without reconfiguring the EMIF or interface selects.

2.1.6 VLYNQ Interface

The DM644x brings its internal VLYNQ interface out to a mini PCI connector J16. The VLYNQ interface is multiplexed on the EM bus and this bus must be reconfigured after boot up to support VLYNQ. A multiplexer is used to minimize board layout stubs and allow as direct as possible interface for the VLYNQ signals.

2.1.7 UART Interface

The internal UART0 on the DM644x device is driven to connector J6. The UART's interface is level shifted and routed to the RS-232 line drivers prior to being brought out to a DB-9 connector, J6.

2.1.8 EMIF Buffer/Decoder Control CPLD

The EMIF buffer and decode functions are implemented with a CPLD. The EVM board incorporates an Altera MAX II EPM240TCG100 device. The device has 2 banks of I/O. One bank is used for +1.8 volt signals. The other bank is for +3.3 volt signals. This allows the device to do level shifting.

The CPLD incorporates the ATA control interface, CF control interface, xD/SM control interface along with a divide by 8 counter for video synchronization. The CPLD also incorporates various logic functions for buffer control and glue logic.




Figure 2-1, DM644x CPLD Block Diagram

2.2 Input Video Port Interfaces

The DM644x EVM supports video capture via the device's internal video ports. A Texas Instruments TVP5146 is used to decode composite video or S-video inputs into the device after being level shifted. J11 is used for the S-video inputs and J12 for the composite inputs on the EVM.

User inputs can be driven via daughter card connector DC4 when the on-board level translator is tristate via driving control Capture Enable signal high on DC4.

2.2.1 On Chip Video Output DACs

The DM644x incorporates 4 output DACs to interface to various output standards. The DACs are buffered via opamps and driven to a quad RCA jack, J8. The outputs of the DACs are programmable to support composite video, component video, or RGB.


2.2.2 AIC33 Interface

The EVM uses a Texas Instruments TLV320AIC33 stereo codec for input and output of audio signals. The codec samples analog signals on the microphone or line inputs and converts them into digital data so it can be processed by the DSP. When the DSP is finished with the data it uses the codec to convert the samples back into analog signals on the line output so the user can hear the output.

The codec communicates using two serial channels, one to control the codec's internal configuration registers and one to send and receive digital audio samples. The I²C bus is used as the unidirectional control channel. The control channel is generally only used when configuring the codec, it is typically idle when audio data is being transmitted,

The McBSP is used as the bi-directional data channel. All audio data flows through the data channel. Many data formats are supported based on the three variables of sample width, clock signal source and serial data format. The EVM examples generally use a 16-bit sample width with the codec in master mode so it generates the frame sync and bit clocks at the correct sample rate without effort on the DSP side.

The codec has a programmable clock from a PLL1705 PLL device. The default system clock is 18.432 Mhz. The internal sample rate generate subdivides the 18.432 MHz clock to generate common frequencies such as 48KHz and 8KHz. The sample rate is set by a codec register. The figure below shows the codec interface on the DM644x EVM.



2.2.3 Audio PLL/VCXO Circuit/PLL1705 Clock Generator

The DM644x EVM implements a multiple PLL clock generator for creating the Audio clocks for the board.


In streaming video applications the audio and video sequences can lose synchronization. The DM644x uses a VCXO interpolation circuit to incrementally speed up or slow down the STCLK input to allow for this synchronization to remain locked.

The PWM0 and timer inputs on DM644x are used to control this feature. The PWM0 pin drives a PICX100-27W Voltage Controlled Oscillator which is divided by 8 in the CPLD and fed back into the timer input pin.

The STCLK is also a source clock for the PLL1705 programmable PLL device. This device creates the clocks for the AIC33 Codec, daughter card VIDCLK an AUDIOCLK.

The PLL1705 is programmable via an I²C and Expander U18. Software sequencing on the I/O expander is required to interface correctly to the PLL1705's programmable inputs.

The diagram below is a simplified diagram of this clocking scheme.



2.3 Ethernet Interface


The DM644x integrates an ethernet MAC on chip. This interface is routed to the PHY via CBT switches. The EVM uses an Intel LXT971 PHY. The 10/100 Mbit interface is isolated and brought out to a RJ-45 standard ethernet connector, P2. The PHY directly interfaces to the DM644x. The ethernet address is stored in the I²C serial ROM during manufacturing.

The RJ-45 has 2 LEDs integrated into its connector. The LEDs are green and yellow and indicate the status of the ethernet link. The green LED, when on, indicates link and when blinking indicates link activity. The yellow LED, when illuminated, indicates full duplex mode.

When configuring the PHY use the high drive option in the PHY register 26 to compensate for the routing length and extra capacitance of the CBT switches.

2.4 I²C Interface

The I²C bus on the DM644x is ideal for interfacing to the control registers of many devices. On the DM644x EVM the I²C bus is used to configure the video decoder, stereo Codec, I/O expanders, and communicate with the MSP430. An I²C ROM is also interfaced via the serial bus. The format of the bus is shown in the figure below.



The addresses of the on board peripherals are shown in the table below.

Table 2: I²C Memory Map

Device	Address	R/W	Function
TVP5146	0x5D	R/W	Capture 1 Decoder
PCF 8574A	0x38	R/W	LEDs
PCF 8574A	0x39	R/W	PLL/User Switch
PCF 8574A	0x3A	R/W	Peripheral Selects
TLV320AIC33	0x1B	R/W	CODEC
24WC256	0x50	R/W	I ² C EEPROM
MSP430	0x23	R/W	LEDs, IR, RTC

2.4.1 I/O Expanders

The DM644x EVM uses three I²C expanders to handle various bit I/O functions. Each of these is an bit I/O expander, a PCF8574A. At Power Up Reset the expanders are initialized to 0xFF, all ones. The functions for each of the I/O expanders are shown in the tables below.

Table 3: U2 I/O Expander

Pin Number	Function	States
P0	User LED DS8	0 = Turns LED On, 1 = Turns LED Off
P1	User LED DS7	0 = Turns LED On, 1 = Turns LED Off
P2	User LED DS6	0 = Turns LED On, 1 = Turns LED Off
P3	User LED DS5	0 = Turns LED On, 1 = Turns LED Off
P4	User LED DS4	0 = Turns LED On, 1 = Turns LED Off
P5	User LED DS3	0 = Turns LED On, 1 = Turns LED Off
P6	User LED DS2	0 = Turns LED On, 1 = Turns LED Off
P7	User LED DS1	0 = Turns LED On, 1 = Turns LED Off

Table 4: U18 I/O Expander

Pin Number	Function
P0	PLL Program Interface, PLL CSEL Pin
P1	PLL Program Interface, PLL SR Pin
P2	PLL Program Interface, PLL FS1 Pin
P3	PLL Program Interface, PLL FS2 Pin
P4	Spare IO1
P5	Spare IO2
P6	Spare IO3
P7	User DIP Switch *

* - useful as input only
 High Input - Switch in "ON" Position
 Low Input - Switch in "OFF" Position

Table 5: U35 I/O Expander

Pin Number	Function	State
P0	USB Bus Drive	0 = Enable USB Bus Drive
P1	VDD IMX Enable	0 = Disables VDDIMX supply
P2	VLYNQ	0 = Turns on VLYNQ Mux U11
P3	Compact Flash Reset	Drives Reset Low to CF Adapter
P4	Not Used	
P5	WLAN Reset	0 = Removes Reset from WLAN
P6	ATA Select *	0 = Enables ATA Interface
P7	Compact Flash Select *	0 = Enables CF Interface

* Only one interface, ATA or CF, can be enabled at a time

2.4.2 MSP430

The DM644x EVM incorporates infrared remote, real time clock, and some bit I/O in a MSP430 microcontroller. The I²C interface is used on the DM644x processor to communicate to the MSP430. The MSP430 acts as a slave device on the I²C bus.

2.5 SPDIF Analog, and Optical Interfaces

The McBSP's DX pin on the DM644x can be configured to operate as a SPDIF transmitter. The DM644x EVM supports a single SPDIF output with both analog and optical interfaces. The analog SPDIF output pin is routed to a level translator then to a driver and filter circuit before being output on J13. The same level translator is used for another driver which then drives the optical transmitter U65. When the SPDIF interface is enabled the TLV320AIC33 codec is disabled.

2.6 Daughter Card Interfaces

The EVM provides expansion connectors that can be used to accept plug-in daughter cards. The daughter card allows users to build on their EVM platform to extend its capabilities and provide customer and application specific I/O. The expansion connectors are for all major interfaces including memory, peripherals, and video expansion.

The pin outs for this interface are documented in Section 3.

The memory connector provides access to the DSP's EMIF signals to interface with memories and memory mapped devices.

The video capture port is brought out to the daughter card interface. Four signals are used to disable the on board video peripherals so that they can be used by the expansion connector. The table below indicates the operation of these signals.

Table 6: Daughter Card Video Enable

Signal	State To Enable Daughter Card Use	DM644x Signals Enables
CAPTURE_EN	1	DC4 YI0-YI7 PCLK,VD,HD
McBSP_EN	1	DC3 McBSP
ENET_ENABLE	1	DC2 GIOV33 pins

Other than the buffering, most daughter card signals are not modified on the board.

2.7 DM644x Core CPU Clock

The DM644x EVM uses a 27 Megahertz crystal to generate the input clock. The DM644x has an internal PLL which can multiply the input clock to generate the internal clock. The PLL multiplier is set via software on the DM644x device.

2.8 USB Clock

The DM644x EVM uses a 24 Mhz crystal for the USB II clock generator. The USB controller is completely integrated in the DM644x device.

2.9 Battery

The DM644x EVM incorporates a battery holder to provide backup power to the MSP430's real time clock when the power is not applied to the board. The optional battery should be +3 volt 20 millimeter coin type Lithium single cell.

Some common part numbers for batteries which should operate in the EVM are shown in the table below.

Table 7: Battery Part Numbers

Part Numbers
CR2032
DL2032
BR2032
CR2025
BR2025
CR2016
BR2016
DL2016

These batteries are available from Duracell, Eveready, Panasonic, Ray-O-Vac, Sanyo, Sony, Sieko, Toshiba, Varta, and other battery manufacturers.

Chapter 3

Physical Description

This chapter describes the physical layout of the DM644x EVM and its interfaces.

Topic	Page
3.1 Board Layout	3-3
3.2 Connectors	3-5
3.2.1 J1, Emulation Header	3-6
3.2.2 J2, MSP430 JTAG Header	3-6
3.2.3 J3, SD/MMC/MS Connector	3-7
3.2.4 J4, CS2 Select	3-8
3.2.5 J5, SD/MMC/MS Termination Select	3-8
3.2.6 J6, External RESET Interface	3-9
3.2.7 J7, USB Host/Client Termination	3-9
3.2.8 J8, Dual RCA Jack	3-10
3.2.9 J9, Video Out	3-10
3.2.10 J10, USB Connector	3-11
3.2.11 J11, Video In	3-12
3.2.12 J12, Video In	3-12
3.2.13 J13, SPDIF Out	3-13
3.2.14 J14, +5V Input	3-13
3.2.15 J15, SM/xD Interface	3-14
3.2.16 J16, Mini PCI VLYNQ Interface	3-15
3.2.17 J17, FPGA Programming Header	3-16
3.3 Peripheral Connectors	3-16
3.3.1 P1, Compact Flash Connector	3-17
3.3.2 P2, Ethernet Interface	3-18
3.3.3 P3, Line In/Mic Interface	3-18
3.3.4 P4, Headphone Out	3-19

Topic	Page
3.3.5 P5, Dual Output RCA Jack	3-20
3.3.6 P6, UART0	3-21
3.4 JP1, ATA Interface Connector	3-22
3.5 LEDs	3-23
3.6 Switches	3-23
3.6.1 S1, EMU0/1 Select Switch	3-24
3.6.2 S2, TRSTn Select Switch	3-25
3.6.3 S3, Processor Configuration/Boot Load Options	3-26
3.6.4 S4, RESET	3-27
3.6.5 SW1, Power On/Off	3-27
3.7 Daughter Card Connectors	3-27
3.7.1 DC1, EMIF Expansion Connector	3-28
3.7.2 DC2, GIOV33/Ethernet Connector	3-29
3.7.3 DC3, SPI, McBSP, I ² C Connector	3-30
3.7.4 DC4, Video Input Connector	3-31
3.7.5 DC5, Video Output Connector	3-32
3.7.6 DC6, SD Interface Connector	3-33
3.7.7 DC7, Power Connector	3-33
3.8 Test Points	3-34

3.1 Board Layout

The DM644x EVM is a 8.75 x 4.5 inch (210 x 115 mm.) ten (10) layer printed circuit board which is powered by an external +5 volt only power supply. Figure 3-1 shows the layout of the DM644x EVM.





Figure 3-1, DM644x EVM, Interfaces Top Side



3.2 Connectors

The EVM has seventeen (17) connectors providing interfaces to various peripherals. These connectors are described in the following sections.

Table 1: Connectors

Connector	Size	Function	Board Side
J1	20	Emulation Header	Top
J2	2x7	MSP430 JTAG	Top
J3	24	SD/MMC/MS	Top
J4	8	CS2 Select	Top
J5	3	SD/MMC/DC Termination Select	Top
J6	2	External RESET Interface	Top
J7	2	USB Host/Client Termination	Top
J8	8	DAC Connector	Top
J9	4	Video Out	Top
J10	2	USB	Top
J11	4	Video In	Top
J12	2	Video In	Top
J13	2	SPDIF Out	Top
J14	2	+5V In	Top
J15	46	SM/xD	Bottom
J16	2x62	Mini PCI for VLYNQ	Bottom
J17	2x5	CPLD Programming Header (Factory Use)	Top

3.2.1 J1, Emulation Header

The J1 Emulation Header is located on the top side of the board and is used to provide an interface to JTAG emulators. The connections for this connector is shown on page 33 of the schematics in appendix A. The pinout for the J1 connector is shown in the table below.

Table 2: J1, Emulation Header

Pin #	Signal	Pin #	Signal
1	DSP_TMS	2	TRSTn
3	DSP_TDI	4	TDIS
5	VCC_1.8V	6	Key-clipped
7	DSP_TDO	8	GND
9	DSP_RTCK	10	GND
11	CTI_TCK	12	GND
13	CTI_EMU0	14	CTI_EMU1
15	EMULATOR_RSTn	16	GND
17	NC	18	NC
19	NC	20	GND

3.2.2 J2, MSP430 JTAG Header

The J2 MSP430 JTAG Header is located on the top side of the board and is used to provide a programming interface to the MSP430 microcontroller. The connections for this connector are shown on page 28 of the schematics in appendix A. The pinout for the J2 connector is shown in the table below.

Table 3: J21, MSP430 JTAG Header

Pin #	Signal	Pin #	Signal
1	430_TDO	2	NC
3	430_TDI	4	MSP430_3V3
5	430_TMS	6	NC
7	430_TCK	8	430_TEST/VPP
9	GND	10	
11	NC	12	NC
13	NC	14	NC

3.2.3 J3, SD/MMC/MS Connector

The J3 SD/MMC/MS connector is located on the top side of the board and is used to provide an interface to a SD/MMC/MD card. The connections for this connector is shown on page 16 of the schematics in appendix A. The pinout for the J3 connector is shown in the table below.

Table 4: J3, SD/MMC/MS Connector

Pin #	Signal	Pin #	Signal
1	SD_DATA3	2	SD_CMD
3	GND	4	VCC_3.3V
5	SD_CLK	6	GND
7	SD_DATA0	8	SD_DATA1
9	SD_DATA2	10	GND
11	MS.CMD.BS	12	MS.DATA1
13	MS.DATA0	14	MS.DATA2
15	MS.INS/ VCC_3.3V	16	MS.DATA3
17	MS.CLK	18	VCC_3.3V
19	GND	20	VCC_3.3V
21	SD/MMC.INS/ VCC_3.3V	22	GND
23	GND	24	

3.2.4 J4, CS2 Select

The J4 connector is actually a 8 position jumper located on the top side of the board and is used to select the type of memory that the CS2 signal is routed to. The CS2 can be routed to the four signals shown in the figure below. Only one (1) device can be selected at a time. To reconfigure this signal, power down the EVM, change the jumper, and then power the board back up. Do **NOT** change this jumper with the power on. The connections for this connector is shown on page 10 of the schematics in appendix A.




Figure 3-3, J4, CS2 Select

3.2.5 J5, SD/MMC/MS Termination Select

The J5 connector is a 3 position jumper located on the top side of the board and is used to select the termination (ground or VCC_3.3V) for the SD/MMC/MS connector (J3). Either the +3.3V (1-2 position) or Ground (2-3 position) must be selected. To reconfigure this termination, power down the EVM, change the jumper, and then power the board back up. Do **NOT** change this jumper with the power on. The connections for this connector are shown on page 16 of the schematics in appendix A.




Figure 3-4, J5, SD/MMC/MS Termination Select

Table 5: J5, SD/MMC/MS Termination Select

Media Type	Position
SD	1-2
MMC	1-2
MS	1-2
MS PRO	2-3

3.2.6 J6, External RESET Interface

The J6 connector is a 2 position jumper located on the top side of the board and is used to externally reset the board. This connector is unpopulated as shipped from the factory. This circuitry parallels the RESET switch, S4. The connections for this connector are shown on page 34 of the schematics in appendix A.




Figure 3-5, J6, External RESET Interface

3.2.7 J7, USB Host/Client Termination

The J7 connector is a 3 position jumper located on the top side of the board and is used to select the termination for the USB host/client configuration on USB connector J10. Either the +3.3V (1-2 position) or Ground (2-3 position) must be selected. This signal **must** be terminated. To reconfigure this termination, power down the EVM, change the jumper, and then power the board back up. Do **NOT** change this jumper with the power on. The connections for this connector are shown on page 21 of the schematics in appendix A.





Figure 3-6, J7, USB Host/Client Termination

3.2.8 J8, Dual RCA Jack

The J8 connector is a dual RCA jack providing 4 DAC outputs. Do **NOT** plug into these connectors with the power on. The figure below shows this connector as viewed from the card edge. The position of each DAC output is identified. The connections for this connector are shown on page 25 of the schematics in appendix A.



3.2.9 J9, Video Out

Connector J9 is a four pin mini din connector which interfaces to an output display device. This connector brings out the DAC B (DAC B-TOP from J8) and DAC C (DAC C-TOP from J8). Do **NOT** plug into this connector with the power on. The figure below shows this connector as viewed from the card edge. The connections for this connector are shown on page 25 of the schematics in appendix A.




Table 6: J9, Video Out, Mini Din Connector

Pin #	Signal Name
1	Ground
2	Ground
3	DAC_IOUTB
4	DAC_IOUTC

3.2.10 J10, USB Connector

Connector J10 is a USB connector. Three different connectors can be mounted at location J10. The default connector is USB host. The three tables below show the signals on each possible connector. The connections for this connector are shown on page 21 of the schematics in appendix A.

Table 7: J10B, USB Peripheral Connector

Pins	Signal
1A	USB_VBUS
2B	USB_DM
3B	USB_DP
4B	GND
1,2	USB_SHIELD

Table 8: J10B, Mini A-B USB On The Go Connector

Pins	Signal
1AB	USB_VBUS
2AB	USB_DM
3AB	USB_DP
4AB	USB_ID
5AB	GND
5,6,7,8	USB_SHIELD

Table 9: J10C, USB Host Connector

Pins	Signal
1A	USB_VBUS
2A	USB_DM
3A	USB_DP
4A	GND
3,4	USB_SHIELD

3.2.11 J11, Video In

Connector J11 is a four pin mini din connector which interfaces to the TVP5146 encoder. This connector brings in a video signal (LUMA) to pin 9 on the TVP5146. Do **NOT** plug into this connector with the power on. The figure below shows this connector as viewed from the card edge. The connections for this connector are shown on page 24 of the schematics in appendix A.




Table 10: J11, Video In, Mini Din Connector

Pin #	Signal Name
1	GND
2	GND
3	LUMA
4	Chroma

3.2.12 J12, Video In

J12 is an RCA jack used as a video input to the TVP5146 encoder. This connector brings in a video signal to pin 8 on the TVP5146. Do **NOT** plug into this connector with the power on. The figure below shows this connector as viewed from the card edge. The connections for this connector are shown on page 24 of the schematics in appendix A.




Table 11: J12, Video In, RCA Jack

Pin #	Signal Name
1	Pin 8, TVP5146
2	GND

3.2.13 J13, SPDIF Out

J12 is an RCA jack used as an output from the DX signal on the DM644x. This connector brings out the SPDIF signal. Do **NOT** plug into this connector with the power on. The figure below shows this connector as viewed from the card edge. The connections for this connector are shown on page 27 of the schematics in appendix A.





Table 12: J13, SPDIF, RCA Jack

Pin #	Signal Name
1	SPDIF Analog output
2	GND

3.2.14 J14, +5V Input

Connector J14 is the input power connector. This connector bring in +5 volts to the EVM. This is 2.5mm. jack. Inside of the jack is tied to On/Off power switch SW1. The other side is tied to ground and LED DS9. The figure below shows this connector as viewed from the card edge. The connections for this connector are shown on page 34 of the schematics in appendix A.



3.2.15 J15, SM/xD Interface

Connector J14 provides an interface to SM/xD memory cards. This connector is located on the bottom side of the board. Do **NOT** plug into this connector with the power on. The table below shows the signals on this connector. The connections for this connector are shown on page 34 of the schematics in appendix A.

Table 13: J15, SM/xD Interface

Connector Pin Name	EVM Signal	Connector Pin Name	EVM Signal
SM.I/01	3V3.EM.D0	SM.LVD	NC
SM.I/02	3V3.EM.D1	SM.VCC1	VCC_3.3V
SM.I/03	3V3.EM.D2	SM.VCC2	VCC_3.3V
SM.I/04	3V3.EM.D3	SM.VSS1	GND
SM.I/05	3V3.EM.D4	SM.VSS2	GND
SM.I/06	3V3.EM.D5	xD.VSS2	GND
SM.I/07	3V3.EM.D6	xD.CD	xD.CD/VCC_3.3V
SM.I/08	3V3.EM.D7	xD.R/B	3V3.WAIT/BUSY
SM.CLE	3V3.CLE_EM_A2	xD. \overline{RE}	3V3.READ_OE
SM.ALE	3V3.ALE_EM_A1	xD. \overline{CE}	3V3.SM_CeZ
SM. \overline{WE}	3V3.WRITE_WE	xD.CLE	3V3.CLE_EM_A2
SM. \overline{WP}	GND	xD.ALE	3V3.ALE_EM_A1
SM.R/B	3V3.WAIT/BUSY	xD. \overline{WE}	3V3.WRITE_WE
SM. \overline{RE}	3V3.READ.OE	xD. \overline{WP}	SM.Xd.wp
SM. \overline{CE}	3V3.SM_CeZ	xD.VSS1	GND
SM.CD	SM.CD/ VCC_3.3V	xD.I/O0	3V3.EM_D0
SM.OPTION	GND	xD.I/O1	3V3.EM_D1
SM.26	GND	xD.I/O2	3V3.EM_D2
SM.25	GND	xD.I/O3	3V3.EM_D3
SM.SENS.1	GND	xD.I/O4	3V3.EM_D4
SM.SENS.2	GND	xD.I/O5	3V3.EM_D5
xD.VCC1	VCC_3.3V	xD.I/O6	3V3.EM_D6
xD.VCC2	VCC_3.3V	xD.I/O7	3V3.EM_D7

3.2.16 J16, Mini PCI VLYNQ Interface

Connector J16 provides an interface to TI supported VLYNQ cards. This mini-PCI connector is located on the bottom side of the board. Do **NOT** plug into this connector with the power on. The table below shows the signals on this connector. The connections for this connector are shown on page 32 of the schematics in appendix A.

Table 14: J16, VLYNQ Card Interface

Pin #	Signal
1,2,7-9,11-14,17,18,EMC1,EMC2,EMC3,EMC4,93,98,100,112,121,104-110,113,115-120,122-124	NC
15,20,23,25,26,27,32,33,34,35,37,41,42,45-49,50-62,64-69,71-87,90-92,94-96,99,101,102,114	GND
10,111	VCC_1.8V
19,28,31,40,63,70,88,89,97,103	VCC_3.3V
3	SLP_CLK_EN
4	SLP_REG/WAKEUP
5	PM_EN
6	WLAN_INTR
16	SD_CLK/VLYNQ_CLK
21	SD_CMD/VLYNQ_RXD0
22	SD_DATA3/VLYQ_RXD1
24	VLYNQ_SCRUN/SD_DATA0
26	1V8.WLAN_RESET
29	VLYNQ_RXD2
30	VLYNQ_RXD3
36	SD_DATA2/VLYNQ_TXD0
38	VLYNQ_TXD2
39	VLYNQ_TXD3
43	SD_DATA1/VLYNQ_TXD1

3.2.17 J17, FPGA Programming Header

Connector J17 is a 10 pin header that provides a programming interface to the FPGA, U14. This connector is located on the top side of the board. Do **NOT** plug into this connector with the power on. The table below shows the signals on this connector. This connector is for factory use only. Reprogramming this CPLD affects the functionality of your EVM.

Table 15: J17, FPGA Programming Header

Pin #	Signal	Pin #	Signal
1	ISR_TCK	2	GND
3	ISR_TDO	4	VCC_1.8V
5	ISR_TMS	6	NC
7	NC	8	NC
9	ISR_TDI	10	GND

3.3 Peripheral Connectors

Table 16: Peripheral Connectors

Connector	Pins	Signal	Board Side
P1	50	Compact Flash	Top
P2	8	Ethernet	Top
P3	4	Line In/Mic	Top
P4	2	HP Out	Top
P5	4	Line Out	Top
P6	8	UART0	Top

3.3.1 P1, Compact Flash Connector

The P1 connector is located on the top side of the board and is used to provide an interface to a Compact Flash memory card. This is a 2 x 25 pin male connector. The connections for this connector is shown on page 19 of the schematics in appendix A. The pinout for the P1 connector is shown in the table below.

Table 17: P1, Compact Flash Connector

Pin #	Signal	Pin #	Signal
1	GND	2	3V3.EM_D3
3	3V3.EM_D4	4	3V3.EM_D5
5	3V3.EM_D6	6	3V3.EM_D7
7	3V3.CF.ATA_CS0	8	GND
9	GND	10	GND
11	GND	12	GND
13	Pin 3, U10	14	GND
15	GND	16	GND
17	GND	18	3V3.CF.ATA2_EM_A0
19	3V3.CF.ATA1_EM_BA1	20	3V3.CF.ATA0_EM_BA0
21	3V3.EM_D0	22	3V3.EM_D1
23	3V3.EM_D2	24	
25	VCC_3.V/3V3.CF_CD2	26	VCC_3.V/3V3.CF_CD1
27	3V3.EM_D11	28	3V3.EM_D12
29	3V3.EM_D13	30	3V3.EM_D14
31	3V3.EM_D15	32	3V3.CF.ATA_CS1
33	NC	34	3V3.CF.READ_OE
35	3V3.CF.WRITE_WE	36	VCC_3.3V
37	3V3.CF.INTRQ_EM_RNW	38	Pin 3, U10
39	GND	40	NC
41	3V3.CF_RESETz	42	3V3.CF.WAIT/BUSY
43	NC	44	VCC_3.3V
45	NC	46	NC
47	3V3.EM_D8	48	3V3.EM_D9
49	3V3.EM_D10	50	GND

3.3.2 P2, Ethernet Interface

The P2 connector is located on the top side of the board and is used to provide an Ethernet interface. This is a standard RJ-45 connector. The connections for this connector is shown on page 22 of the schematics in appendix A. The pinout for the P2 connector is shown in the table below.

Table 18: P2, Ethernet Interface

Pin #	Signal	Pin #	Signal
1	LXT_TDP	2	LXT_TDM
3	LXT_RDP	4	LXT_TDCT
5	NC	6	LXT_RDM
7	NC	8	GND
9	VCC_3.3V	10	LED1-
11	VCC_3.3V	12	LINKLED-

3.3.3 P3, Line In/Mic Interface

The P3 connector provides a stereo input (lower) and microphone input (upper) to the TVL320AIC33 on the EVM. This connector is located on the top side of the board. A view of the connector from the card edge is shown in the figure below. The signals present on this connector are defined in the following table. The connections for this connector is shown on page 26 of the schematics in appendix A.




Figure 3-13, P3, Line In/Mic Interface

Table 19: P3, Line In/Mic Interface

Pin #	Signal	Input
1	Isolated Ground	Mic
2	MIC3L/MIC3R	Mic
3	MIC3L/MIC3R	Mic
4	Isolated Ground	Line In
5	LINE1R+/LINE2R+	Line In
6	LINE1L+/LINE2L+	Line In

3.3.4 P4, Headphone Out

The P4 connector is a stereo headphone output from the TVL320AIC33 on the EVM. This connector is located on the top side of the board. A view of the connector from the card edge is shown in the figure below. The signals present on this connector are defined in the following table. The connections for this connector is shown on page 26 of the schematics in appendix A.




Table 20: P4, Headphone Out Interface

Pin #	Signal
1	Isolated Ground
2	HPLOUT
3	HPROUT
4	NC

3.3.5 P5, Dual Output RCA Jack

The P5 connector is a dual output RCA jack bringing audio from the TVL320AIC33 on the EVM. This connector is located on the top side of the board. A view of the connector from the card edge is shown in the figure below. The signals present on this connector are defined in the following table. The connections for this connector is shown on page 26 of the schematics in appendix A.




Figure 3-15, P5, Dual Output RCA Jack

Table 21: P5, Dual Output RCA Jack

Pin #	Signal
1	Isolated Ground
2	LEFT_LO+
3	RIGHT_LO+

3.3.6 P6, UART0

The P6 connector is a 9 pin male D-connector which provides a UART interface to the EVM. This connector interfaces to the MAX 3221 RS-232 line driver (U64) and is located on the top side of the board. A view of the connector from the card edge is shown in the figure below. The signals present on this connector are defined in the following table. The connections for this connector is shown on page 20 of the schematics in appendix A.




Figure 3-16, P6, DB9 Male Connector

The pin numbers and their corresponding signals are shown in the table below. This corresponds to a standard dual row to DB-9 connector interface used on personal computers.

Table 22: P6, UART0 Pinout

Pin #	Signal Name	Direction
1	NC	N/A
2	S_A_RXD	In
3	S_A_TXD	Out
4	NC	N/A
5	GND	N/A
6	NC	N/A
7	S_A_TXD	Out
8	S_A_TXD	Out
9	NC	N/A
10,11	Earth Ground	N/A

3.4 JP1, ATA Interface Connector

The JP1 connector is located on the bottom side of the board and is used to provide an ATA interface to a hard disk drive. This is a 2 x 22 pin male connector. The connections for this connector is shown on page 18 of the schematics in appendix A. The pinout for the JP1 connector is shown in the table below.

Table 23: JP1, ATA Interface

Pin #	Signal	Pin #	Signal
1	ATA RESETn	2	GND
3	ATA.DD7	4	ATA.DD8
5	ATA.DD6	6	ATA.DD9
7	ATA.DD5	8	ATA.DD10
9	ATA.DD4	10	ATA.DD11
11	ATA.DD3	12	ATA.DD12
13	ATA.DD2	14	ATA.DD13
15	ATA.DD1	16	ATA.DD14
17	ATA.DD0	18	ATA.DD15
19	GND	20	NC
21	ATA.DMARQ	22	GND
23	ATA.DIOW	24	GND
25	ATA.DIOR	26	GND
27	ATA.IORDY	28	ATA_CSEL, TP34
29	ATA.DMACK	30	GND
31	ATA.INTRQ	32	GND
33	ATA.DA1	34	TP33
35	ATA.DA0	36	ATA.DA2
37	ATA.CS0	38	ATA.CS1
39	ATA.DASPN	40	GND
41	VCC_5V	42	VCC_5V
43	GND	44	NC

3.5 LEDs

The EVM has ten (10) LEDs which are located on the top side of the board. Eight of these LEDs (DS1-8) are under user control and addressed over the I²C bus. One LED (DS9) indicates the presence of +5 volts on the board. The remaining LED (DS10) indicates a hard disk drive is plugged into the EVM. Additional information regarding the LEDs are shown in the table below.

Table 24: LEDs

LED #	Use	Color	Schematic Page
DS1	User Defined	Green	27
DS2	User Defined	Green	27
DS3	User Defined	Green	27
DS4	User Defined	Green	27
DS5	User Defined	Green	27
DS6	User Defined	Green	27
DS7	User Defined	Green	27
DS8	User Defined	Green	27
DS9	+5V	Green	34
DS10	+3.3V	Red	18

3.6 Switches

The EVM has five (5) switches. The function of these switches are shown in the table below.

Table 25: Switches

Switch	Function	Type	Board Side	Schematic Page
S1	EMU0/1 Selection	DIP	Top	33
S2	TRSTn Select	DIP	Top	33
S3	Boot Configuration Options	DIP	Top	10
S4	RESET	Push button	Top	34
SW1	Power On/Off	Toggle	Top	34

3.6.1 S1, EMU0/1 Select Switch

S1 is a 2 position DIP switch providing 4 options in selecting the state of the EMU0 and EMU1 pins on the processor. The connections for this switch are shown on page 33 of the schematics in appendix A. A view of the switch is shown in the figure below. The selection options with this switch are in the table below.




Table 26: S1, EMU0/1 Select

State at Reset		Function
EMU0	EMU1	
L	L	Emulation Debug ARM JTAG Enabled
L	H	Not Defined
H	L	Not Defined
H	H	Emulation Debug * Both ARM & DSP JTAG Enabled

* is the factory shipped configuration

3.6.2 S2, TRSTn Select Switch

S2 is a 2 position DIP switch providing 4 options in selecting the state of the TRST signal for JTAG emulation. The connections for this switch are shown on page 33 of the schematics in appendix A. A view of the switch is shown in the figure below. The selection options with this switch are in the table below.




Table 27: S2, TRST Select

Switch	Position	Function
A	Right	TRST Pull up
A	Left	TRST Pull down *
B	Right	TRST low on power up Reset
B	Left	Delay via capacitor (capacitor not populated) *

* is the factory shipped configuration

3.6.3 S3, Processor Configuration/Boot Load Options

S2 is a 10 position DIP switch providing 9 options in selecting the processor configuration and boot load modes. when a switch is in the “ON” position the specific function is selected. The connections for this switch are shown on page 10 of the schematics in appendix A. A view of the switch is shown in the figure below. The selection options with this switch are in the table below.




Figure 3-19, S3, Processor Configuration/Boot Load Options

Table 28: S3, Processor Configuration/Boot Load Options

Position	Name	Function
1	COUT0	Bootmode 0
2	COUT1	Bootmode 1
3	COUT2	Bus width: 0=8 bit, 1=16 bit
4	COUT3	0=ARM boots DSP, 1=C64xx self boots
5	YOUT4	
6	YOUT3	
7	YOUT2	
8	YOUT1	
9	YOUT0	
10	USER	For Demos

3.6.4 S4, RESET

Switch S4 is a push button reset switch that will RESET the processor. This switch is in parallel with J6. The connections for this switch are shown on page 34 of the schematics in appendix A.

3.6.5 SW1, Power On/Off

Switch S1 is a toggle switch that provides power to the EVM. The connections for this switch are shown on page 34 of the schematics in appendix A.

3.7 Daughter Card Connectors

The EVM has seven connectors that are available for daughter card connections. These connectors make many of the signals on the EVM available to be used by external logic. The signals on each of the connectors are described in the following tables. The table below lists the connectors.

Table 29: Daughter Card Connectors

Connector	Size	Function	Board Side	Schematic Page
DC1	2x35	EMIF	Top	29
DC2	2x20	GIOV33/Ethernet	Top	31
DC3	2x15	SPI, McBSP, I ² C	Top	31
DC4	2x20	Video In	Top	30
DC5	2x25	Video Out	Top	30
DC6	2x5	SD Interface	Top	31
DC7	2x5	Power	Top	35

3.7.1 DC1, EMIF Expansion Connector

Table 30: DC1, EMIF Expansion Connector

Pin #	Signal	Pin #	Signal
1	B.EM_A21	2	B.EM_A20
3	B.EM_A19	4	B.EM_A18
5	B.EM_A17	6	B.EM_A16
7	B.EM_A15	8	B.EM_A14
9	GND	10	GND
11	B.EM_A13	12	B.EM_A12
13	B.EM_A11	14	B.EM_A10
15	B.EM_A9	16	B.EM_A8
17	B.EM_A7	18	B.EM_A6
19	GND	20	GND
21	B.EM_A5	22	B.EM_A4
23	B.EM_A3	24	CLE_EM_A4
25	B.EM_A1	26	ATA2_EM_A0
27	GND	28	GND
29	ATA_CS1	30	ATA_CS0
31	ATA1_EM_BA1	32	ATA0_EM_BA0
33	WRITE_WE	34	READ_OE
35	WAIT/BUSY	36	INTRQ_EM_RNW
37	GND	38	GND
39	EM_D15	40	EM_D14
41	EM_D13	42	EM_D12
43	EM_D11	44	EM_D10
45	GND	46	GND
47	EM_D9	48	EM_D8
49	EM_D7	50	EM_D6
51	EM_D5	52	EM_D4
53	GND	54	GND
55	EM_D3	56	EM_D2
57	EM_D1	58	EM_D0
59	EM_CS3	60	DC_EM_CS2
61	1.8V.SYS_RESETz	62	CLKOUT0
63	GND	64	GND
65	VCC_3.3V	66	VCC_3.3V
67	GND	68	GND
69	VCC_5V	70	VCC_1.8V

3.7.2 DC2, GIOV33/Ethernet Connector

Table 31: DC2, GIOV33/Ethernet Connector

Pin #	Signal	Pin #	Signal
1	GND	2	GND
3	GIOV33_0	4	GIOV33_1
5	GIOV33_2	6	GIOV33_3
7	GIOV33_4	8	GIOV33_5
9	GND	10	GND
11	GIOV33_6	12	GIOV33_7
13	GIOV33_8	14	GIOV33_9
15	GIOV33_10	16	GIOV33_11
17	GND	18	GND
19	GIOV33_12	20	GIOV33_13
21	GIOV33_14	22	GIOV33_15
23	GIOV33_16	24	GND
25	GND	26	3V3.SYS_RESETz
27	ENET_ENABLEz	28	GND
29	VCC_1.8V	30	3V3.UART_RXD1
31	VCC_1.8V	32	3V3.UART_TXD1
33	GND	34	GND
35	VCC_3.3V	36	VCC_3.3V
37	VCC_5V	38	VCC_5V
39	GND	40	GND

3.7.3 DC3, SPI, McBSP, I²C ConnectorTable 32: DC3, SPI, McBSP, I²C Connector

Pin #	Signal	Pin #	Signal
1	SPI_EN1	2	SPI_EN0
3	SPI_DI	4	SPI_DO
5	SPI_CLK	6	TIMER_IN_DC3
7	GND	8	GND
9	DR	10	DX
11	CLKR	12	CLKX
13	FSR	14	FSX
15	GND	16	GND
17	1.8V.SYS_RESETz	18	1.8V.I2C_CLK
19	McBSP_EN	20	1.8V.I2C_DATA
21	AUDIO_CLK	22	GND
23	GND	24	1.8V_DC3_PCLK
25	VCC_3.3V	26	VCC_3.3V
27	GND	28	GND
29	VCC_5V	30	VCC_1.8V

3.7.4 DC4, Video Input Connector

Table 33: DC4, Video Input Connector

Pin #	Signal	Pin #	Signal
1	1.8V.SYS_RESETz	2	CAPTURE_EN
3	GND	4	GND
5	GIO1	6	GIO4
7	GND	8	GND
9	PWM1	10	PWM2
11	GND	12	GND
13	Y10	14	Y11
15	Y12	16	Y13
17	Y14	18	Y15
19	Y16	20	Y15
21	GND	22	GND
23	GND	24	HD
25	PCLK/1V8.DC_PCLK	26	VD
27	GND	28	GND
29	CI0	30	CI1
31	CI2	32	CI3
33	CI4	34	CI5
35	CI6	36	CI7
37	GND	38	GND
39	1V8.I2C_CLK	40	1V8.I2C_DATA
41	VCC_1.8V	42	VCC_1.8V
43	GND	44	GND
45	VCC_3.3V	46	VCC_3.3V
47	GND	48	GND
49	VCC_5V	50	VCC_5V

3.7.5 DC5, Video Output Connector

Table 34: DC5, Video Output Connector

Pin #	Signal	Pin #	Signal
1	GIO0	2	GIO2
3	GIO3	4	GIO5
5	GIO6	6	GIO38
7	GND	8	GND
9	COU0	10	COU1
11	COU2	12	COU3
13	COU4	14	COU5
15	COU6	16	COU7
17	GND	18	GND
19	VPBECLK/VID_CLK	20	HSYNC
21	GND	22	GND
23	VCLK	24	VSYNC
25	GND	26	GND
27	YOUT0	28	YOUT1
29	YOUT2	30	YOUT3
31	YOUT4	32	YOUT5
33	YOUT6	34	YOUT7
35	GND	36	GND
37	1.8V.I2C_CLK	38	1.8V.SYS_RESETz
39	1.8V.I2C_DATA	40	GND
41	VCC_1.8V	42	VCC_1.8V
43	GND	44	GND
45	VCC_3.3V	46	VCC_3.3V
47	GND	48	GND
49	VCC_5V	50	VCC_5V

3.7.6 DC6, SD Interface Connector**Table 35: DC6, SD Interface Connector**

Pin #	Signal	Pin #	Signal
1	SD_CLK	2	SD_CMD
3	GND	4	GND
5	SD_DATA0	6	SD_DATA1
7	SD_DATA2	8	SD_DATA3
9	GND	10	GND

3.7.7 DC7, Power Connector**Table 36: DC7, Power Connector**

Pin #	Signal	Pin #	Signal
1	VDDIMX_EN	2	GND
3	DSP_CORE_SUPPLY	4	DSP_CORE_SUPPLY
5	GND	6	GND
7	VCC_1.8V	8	VCC_1.8V
9	GND	10	GND

3.8 Test Points

The EVM has 63 test points. All test points appear on the top of the board. The following figure identifies the position of each test point. The next table list each test point and the signal appearing on that test point.




Table 37: DM644x EVM Test Points

Test Point #	Signal	Schematic Page	Test Point #	Signal	Schematic Page
TP1	GND	4,34	TP36		
TP2	GND	34	TP37	U27,U38,PIN 4,VCC_3.3V	35
TP3	GND	34	TP38	GND	4
TP4	U4,P24,P1.3/TA2	28	TP39	U28A,DDR_VSS.DLLVCC_1.8V	4
TP5	VCC_5V	34	TP40	VCC_1.8V	4
TP6	GND	4	TP41	DSP_CORE_VDD	9
TP7	U28A,DDR_AMUX.DLL		TP42	U28D,VDD.10 DSP_CORE_VDD	9
TP8	U28E,PLL PWR18 VCC_1.8V	8	TP43	DSP_CORE_VDD	35
TP9	GND	8	TP44		
TP10	U28E,AMUX	8	TP45	GND	
TP11	U28D,VDDSD1.14 VCC_1.8V	9	TP46	U28H, USB_VDDA1P8PHY VCC_1.8V	7
TP14	+3.3V	34	TP47	VCC_1.8V	7
TP15			TP48	VCC_3.3V	7
TP16	3V3_PWR_OK	34	TP49	U28H, USB_VDDA3P3PHY VCC_3.3V	7
TP17	GND	4	TP53	VCC_1.8V	5
TP18	U28E,APLLREFV DSP_CORE_VDD	8	TP54	U28G,VDDA18V VCC_1.8V	5
TP19	VCC_1.8V	8	TP55	U28G,VDDA11 DSP_CORE_VDD	5
TP20	DSP_CORE_VDD	8	TP56	U51,Pin 36	24
TP21	VCC_1.8V	9	TP57	U51,Pin 37	24
TP22	U28D,VDDSHV.4 VCC_3.3V	9	TP58	U58,PIN 64,MDINT	22
TP25	DSP_CORE_VDDIMX	35	TP59		
TP26	VCC_1.8V	35	TP60		
TP27	GND	34	TP61	DSP_CORE_VDD	5
TP28	JP1,Pin 28, ATA_CSEL	18	TP62	U51,Pin 30	24
TP29			TP63	U52,A8,MPF2	26
TP30	U28D,VDDIMX.11 DSP_CORE_VDDIMX	9	TP64	U52,A9,MPF3	26
TP31	DSP_CORE_VDDIMX	9	TP65	U52,C8,SCL	26
TP32	VCC_3.3V	9	TP66	U28I,GIO45/PWM0 VCC_1.8V	5
TP33	JP1, Pin 34	18	TP67	VIN, U54,PIN 3	5
TP34			TP68	GND	34
TP35			TP69	U52,J9,GPIO1	26
			TP70	GND	34

Appendix A

Schematics

This appendix contains the schematics for the DaVinci EVM.

REV	DESCRIPTION	DATE	APPROVED
A	Initial schematic ready for layout - Alpha Release	02/17/05	RRP
B	Beta Release	09/27/05	RRP
C	Gamma Release	10/28/05	RRP
D	Production Release	02/18/06	RRP

BASE	IC ADDRESS TABLE	SHEET
0x00	I2C ROM	6
0x1B	ALIC3	26
0x4D	TVPS146	24
0x38	IO EXPANDER 0 (LED)	28
0x29	IO EXPANDER 1 (PDA/USB_300)	28
0x2A	IO EXPANDER 2 (USB_CO_ASSET)	28
0x23	ME5410	28

NOTES, UNLESS OTHERWISE SPECIFIED:

- RESISTANCE VALUES IN OHMS.
- CAPACITANCE VALUES IN MICROFARADS.
- REFERENCE DESIGNATORS USED:
- ALL 0.1 uF AND 0.01uF CAPACITORS ARE DECOUPLING CAPS UNLESS OTHERWISE NOTED. THEY ARE SHOWN ON THE PAGE WITH THE INTEGRATED CIRCUITS THEY SHOULD BE PLACED NEAR.
- OBSERVE THE FOLLOWING LAYOUT NOTES:
- BORED PROPERTIES
 - ROUTE TO WITHIN 10% OF MANUFACTURER DISTANCE
 - USB 1 layer - 30 ohm differential impedance
 - MINIMUM TRACE WIDTH/SPACING 4 MILS
 - MINIMUM VIA SIZE 10/19 MIL
 - LAYER STACKUP:
 - TOP - SIGNAL ROUTING
 - INNER1 - SIGNAL ROUTING
 - INNER2 - SIGNAL ROUTING
 - VC33 PLANE (3.3V BOARD)
 - INNER3 - SIGNAL ROUTING
 - VC33 PLANE (3.3V BOARD)
 - VC33 PLANE (3.3V BOARD)
 - VC33 PLANE (3.3V BOARD)
 - GROUND PLANE
 - BOTTOM - SIGNAL ROUTING


SCHEMATIC CONTENTS


- DAVINCI EVM TITLE SHEET
- DAVINCI EVM BLOCK DIAGRAM
- DAVINCI I/O INTERFACE
- DAVINCI DPA INTERFACE
- DAVINCI VIDEO INTERFACE
- DAVINCI I/O INTERFACE
- DAVINCI SHL/AMC/MAC CONTROLLER
- DAVINCI SHL/AMC/MAC CONTROLLER
- DAVINCI POWER PINS & CLOCKS
- DAVINCI CONFIGURATION CONTROL/BOOT OPTIONS
- DSP2 MEMORY
- SRAM/NAND FLASH
- NOR FLASH
- EMIF LEVEL SHIFTER
- SD/MAC/MS CONNECTOR
- SD/MAC CONNECTOR
- ATA INTERFACE
- ATA INTERFACE CONNECTOR
- RS232 INTERFACE
- USB 2.0 INTERFACE
- ETHWNET INTERFACE
- ETHWNET LEVEL SHIFTER
- TVPS146 VIDEO DECODER
- VIDEO OUT
- ALIC3 AUDIO INTERFACE
- ALIC3 AUDIO INTERFACE
- NSP430 & IR INTERFACE
- NSP430 & IR INTERFACE
- EMIF EXPANSION CONNECTOR
- VIDEO INPUT/OUTPUT CONNECTORS
- EMAC/GIO & McBSP/SPI & SD CONNECTORS
- VLINC CONNECTOR
- DAVINCI EMULATION HEADER
- EMULATION HEADER
- POWER SUPPLY (1.8V & 3.3V) & SYSTEM RESET, IOSTC
- POWER SUPPLY (1.8V & 3.3V) & SYSTEM RESET, IOSTC
- POWER SUPPLY (1.8V & 3.3V) & SYSTEM RESET, IOSTC
- POWER SUPPLY (1.8V & 3.3V) & SYSTEM RESET, IOSTC

REV	DESCRIPTION	DATE	APPROVED
SRP	R.R.P.	02/17/2005	RRP
SRK	T.R.K.	02/17/2005	RRP
SRM	R.R.P.	02/17/2005	RRP
SRN	R.R.P.	02/17/2005	RRP
SRP	R.R.P.	02/17/2005	RRP
SRQ	C.M.D.	03/01/2005	RRP
SRR	R.R.P.	02/17/2005	RRP
SRP	R.R.P.	02/17/2005	RRP


REV	DESCRIPTION	DATE	APPROVED
SRP	R.R.P.	02/17/2005	RRP
SRK	T.R.K.	02/17/2005	RRP
SRM	R.R.P.	02/17/2005	RRP
SRN	R.R.P.	02/17/2005	RRP
SRP	R.R.P.	02/17/2005	RRP
SRQ	C.M.D.	03/01/2005	RRP
SRR	R.R.P.	02/17/2005	RRP
SRP	R.R.P.	02/17/2005	RRP


REV	DESCRIPTION	DATE	APPROVED
SRP	R.R.P.	02/17/2005	RRP
SRK	T.R.K.	02/17/2005	RRP
SRM	R.R.P.	02/17/2005	RRP
SRN	R.R.P.	02/17/2005	RRP
SRP	R.R.P.	02/17/2005	RRP
SRQ	C.M.D.	03/01/2005	RRP
SRR	R.R.P.	02/17/2005	RRP
SRP	R.R.P.	02/17/2005	RRP






SPECTRUM DIGITAL INCORPORATED	
Title:	DAVINCI EVALUATION MODULE
Page Comments:	DAVINCI VIDEO INTERFACE
Size/B	DWG NO 508162-0001
Date:	Wednesday, November 16, 2005
Revision:	C
Sheet	5 of 35






SPECTRUM DIGITAL INCORPORATED	
Title:	DAVINCI EVALUATION MODULE
Page Contents:	DAVINCI USB & SD/MMC/JTAG CONTROLLER
Size:	B
Revision:	1
Date:	Wednesday, November 16, 2005
Sheet	7 of 35




SPECTRUM DIGITAL INCORPORATED	
Title:	DA VINCI EVALUATION MODULE
Page Contents:	DA VINCI POWER PINS
Size:	DWG NO 505162-0001
Revision:	A
Date:	Wednesday, November 16, 2005
Sheet	9 of 35




ONLY ONE DEVICE CAN BE SELECTED AT A TIME AT POWER UP. TO RECONFIGURE BOARD POWER DOWN EVM, CHANGE JUMPER TO DESIRED DEVICE.


SPECTRUM DIGITAL INCORPORATED	
Title:	DAVINCI EVALUATION MODULE
Page Contents:	DAVINCI CONFIGURATION CONTROL/BOOT OPTIONS
Sheet:	DWG NO 58162-0001 Revision: A
Date:	Wednesday, November 16, 2005 Sheet 10 of 35




SPECTRUM DIGITAL INCORPORATED	
Title:	DAVINCI EVALUATION MODULE
Page Contents:	NOR FLASH
Size B	DWG NO 508162-0001
Date: Wednesday, November 16, 2005	Revision: A
Sheet 13 of 35	




SPECTRUM DIGITAL INCORPORATED	
Title:	DAVINCI EVALUATION MODULE
Page Contents:	EMIF LEVEL SHIFTER
Size B	DWG NO 598162-0001
Date:	Monday, March 06, 2006
Revision:	D
Sheet	14 of 35




SPECTRUM DIGITAL INCORPORATED	
Title:	DAVINCI EVALUATION MODULE
Page Contents:	EMIF DATA BUS LEVEL SHIFTER
Size/B	DWG NO 508162-0001
Date:	Wednesday, November 16, 2005
Sheet	15 of 35
Revision:	C




SPECTRUM DIGITAL, INCORPORATED	
Title:	DAVINCI EVALUATION MODULE
Page Contents:	SD/MMC/MS CONNECTOR
Size B	DWG NO 508162-0001
Date:	Wednesday, November 16, 2005
Revision:	A
Sheet	16 of 35




SPECTRUM DIGITAL INCORPORATED	
File:	DAVINCI EVALUATION MODULE
Page Contents:	SMAD CONNECTOR
Size:	DWG NO 508162-0001
Date:	Wednesday, November 16, 2005
Revision:	B
Sheet:	17 of 35




SPECTRUM DIGITAL INCORPORATED	
Title:	DAVINCI EVALUATION MODULE
Page Contents:	ATA INTERFACE
Size:	DWG NO 598162-0001
Date:	Wednesday, November 16, 2005
Revision:	A
Sheet	18 of 35



SPECTRUM DIGITAL INCORPORATED			
Title:	DYNAMIC EVALUATION MODULE		
Page Contents:	RS232 INTERFACE		
Sheet:	DWG NO.	58162-0001	Revision:
Date:	Wednesday, November 16, 2005		A
			Sheet 20 of 35







Route pairs together, pairs are (5 and 6) and (1 and 2).


Place terminations close to PHY source pins.

Title: DAVINCI EVALUATION MODULE	
Page Contents: ETHERNET INTERFACE	
Sheet B	Revision: B
Date: Wednesday, November 16, 2005	DWG NO: 508162-0001
Sheet 22 of 35	




SPECTRUM DIGITAL INCORPORATED	
DAVINCI EVALUATION MODULE	
Page Contents: TVP5146 LEVEL SHIFTER	
Size: B	DWG NO: 508162-0001
Date: Wednesday, November 16, 2005	Revision: A
Sheet 23 of 36	







SPECTRUM DIGITAL INCORPORATED	
Title:	DAVINCI EVALUATION MODULE
Page Contents:	SPDIF OUTPUTS & USER LEDES
Size: B	DWG NO 508162-0001
Date:	Wednesday, November 16, 2005
Sheet:	27 of 35
Revision:	A




SPECTRUM DIGITAL INCORPORATED			
Title: DAVINCI EVALUATION MODULE			
Page Contents: VIDEO INPUT/OUTPUT CONNECTORS			
Sheet B	DWG NO	50016Z-0001	Revision: A
Date: Wednesday, November 16, 2005		Sheet	30 of 35




SPECTRUM DIGITAL INCORPORATED			
Title:	DAVINCI EVALUATION MODULE		
Page Contents:	EMAC/GIO & McBSP/SPI & SD CONNECTORS		
Size B	DWG NO	508162-0001	Revision: A
Date:	Wednesday, November 16, 2005		
	Sheet	31	35










SPECTRUM DIGITAL INCORPORATED			
DAVINCI EVALUATION MODULE			
Page Contents: DAVINCI EMULATION HEADER			
Size B	DWG NO	508162-0001	Revision: D
Date: Monday, March 05, 2006	Sheet	33 of 35	



SPECTRUM DIGITAL, INCORPORATED	
Title:	DAVINCI EVALUATOR MODULE
Page Contents:	POWER SUPPLY (3.3V) & SYSTEM RESET LOGIC
Sheet:	508162-0001
Date:	Wednesday, November 16, 2005
Revision:	B
Sheet	34 of 35







SPECTRUM DIGITAL INCORPORATED			
Title: DAVINCI EVALUATION MODULE			
Page Contents: POWER SUPPLY (1.8V & DSP_CORE) & EVM POWER CONN			
Size: B	DWG NO: 598162-0001	Revision: D	
Date: Monday, March 06, 2006			Sheet 35 of 35

Appendix B

Mechanical Information

This appendix contains the mechanical information about the DM644x EVM produced by Spectrum Digital.





Printed in U.S.A., October 2006
508165-0001 Rev C